60 research outputs found
Observation of the Presuperfluid Regime in a Two-Dimensional Bose Gas
In complementary images of coordinate-space and momentum-space density in a
trapped 2D Bose gas, we observe the emergence of pre-superfluid behavior. As
phase-space density increases toward degenerate values, we observe a
gradual divergence of the compressibility from the value predicted by
a bare-atom model, . grows to 1.7 before
reaches the value for which we observe the sudden emergence of a spike
at in momentum space. Momentum-space images are acquired by means of a 2D
focusing technique. Our data represent the first observation of non-meanfield
physics in the pre-superfluid but degenerate 2D Bose gas.Comment: Replace with the version appeared in PR
Collapse and revival of the monopole mode of a degenerate Bose gas in an isotropic harmonic trap
We study the monopole (breathing) mode of a finite temperature Bose-Einstein condensate in an isotropic harmonic trap recently developed by Lobser et al. [Nat. Phys. 11, 1009 (2015)]. We observe a nonexponential collapse of the amplitude of the condensate oscillation followed by a partial revival. This behavior is identified as being due to beating between two eigenmodes of the system, corresponding to in-phase and out-of-phase oscillations of the condensed and noncondensed fractions of the gas. We perform finite temperature simulations of the system dynamics using the Zaremba-Nikuni-Griffin methodology [J. Low Temp. Phys. 116, 277 (1999)], and find good agreement with the data, thus confirming the two mode description
Design and analysis of digital communication within an SoC-based control system for trapped-ion quantum computing
Electronic control systems used for quantum computing have become
increasingly complex as multiple qubit technologies employ larger numbers of
qubits with higher fidelity targets. Whereas the control systems for different
technologies share some similarities, parameters like pulse duration,
throughput, real-time feedback, and latency requirements vary widely depending
on the qubit type. In this paper, we evaluate the performance of modern
System-on-Chip (SoC) architectures in meeting the control demands associated
with performing quantum gates on trapped-ion qubits, particularly focusing on
communication within the SoC. A principal focus of this paper is the data
transfer latency and throughput of several high-speed on-chip mechanisms on
Xilinx multi-processor SoCs, including those that utilize direct memory access
(DMA). They are measured and evaluated to determine an upper bound on the time
required to reconfigure a gate parameter. Worst-case and average-case bandwidth
requirements for a custom gate sequencer core are compared with the
experimental results. The lowest-variability, highest-throughput data-transfer
mechanism is DMA between the real-time processing unit (RPU) and the PL, where
bandwidths up to 19.2 GB/s are possible. For context, this enables
reconfiguration of qubit gates in less than 2\mics\!, comparable to the fastest
gate time. Though this paper focuses on trapped-ion control systems, the gate
abstraction scheme and measured communication rates are applicable to a broad
range of quantum computing technologies
High-energy-resolution molecular beams for cold collision studies
Stark deceleration allows for precise control over the velocity of a pulsed
molecular beam and, by the nature of its limited phase-space acceptance,
reduces the energy width of the decelerated packet. We describe an alternate
method of operating a Stark decelerator that further reduces the energy spread
over the standard method of operation. In this alternate mode of operation, we
aggressively decelerate the molecular packet using a high phase angle. This
technique brings the molecular packet to the desired velocity before it reaches
the end of the decelerator; the remaining stages are then used to
longitudinally and transversely guide the packet to the detection/interaction
region. The result of the initial aggressive slowing is a reduction in the
phase-space acceptance of the decelerator and thus a narrowing of the velocity
spread of the molecular packet. In addition to the narrower energy spread, this
method also results in a velocity spread that is nearly independent of the
final velocity. Using the alternate deceleration technique, the energy
resolution of molecular collision measurements can be improved considerably.Comment: 12 pages, 9 figure
Recommended from our members
Sample-efficient verification of continuously-parameterized quantum gates for small quantum processors
Error mitigation, optimization, and extrapolation on a trapped ion testbed
Current noisy intermediate-scale quantum (NISQ) trapped-ion devices are
subject to errors around 1% per gate for two-qubit gates. These errors
significantly impact the accuracy of calculations if left unchecked. A form of
error mitigation called Richardson extrapolation can reduce these errors
without incurring a qubit overhead. We demonstrate and optimize this method on
the Quantum Scientific Computing Open User Testbed (QSCOUT) trapped-ion device
to solve an electronic structure problem. We explore different methods for
integrating this error mitigation technique into the Variational Quantum
Eigensolver (VQE) optimization algorithm for calculating the ground state of
the HeH+ molecule at 0.8 Angstrom. We test two methods of scaling noise for
extrapolation: time-stretching the two-qubit gates and inserting two-qubit gate
identity operations into the ansatz circuit. We find the former fails to scale
the noise on our particular hardware. Scaling our noise with global gate
identity insertions and extrapolating only after a variational optimization
routine, we achieve an absolute relative error of 0.363% +- 1.06 compared to
the true ground state energy of HeH+. This corresponds to an absolute error of
0.01 +- 0.02 Hartree; outside chemical accuracy, but greatly improved over our
non error mitigated estimate. We ultimately find that the efficacy of this
error mitigation technique depends on choosing the right implementation for a
given device architecture and sampling budget.Comment: 16 pages, 11 figure
- …
